



# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/689,907	10/20/2003	Reynold V. D'Sa	42390P7945C 3974			
8791	7590 09/12/2005		EXAMINER			
BLAKELY SOKOLOFF TAYLOR & ZAFMAN			MEONSKE	MEONSKE, TONIA L		
12400 WILSH	IRE BOULEVARD					
SEVENTH FL	OOR	ART UNIT	PAPER NUMBER			
LOS ANGELI	ES, CA 90025-1030	2183				

DATE MAILED: 09/12/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

			. <u></u>	<del></del>			
		Applicat	tion No.	Applicant(s)			
Office Action Summary		10/689,9	907	D'SA ET AL.			
		Examine	er .	Art Unit			
			Meonske	2183			
Period for	The MAILING DATE of this communic or Reply	cation appears on th	ne cover sheet with the	correspondence a	ddress		
THE - External after - If the If No	MAILING DATE OF THIS COMMUNIC ensions of time may be available under the provisions of SIX (6) MONTHS from the mailing date of this commune e period for reply specified above is less than thirty (30). O period for reply is specified above, the maximum stature to reply within the set or extended period for reply wreply received by the Office later than three months affect patent term adjustment. See 37 CFR 1.704(b).	CATION.  of 37 CFR 1.136(a). In no equinication.  of days, a reply within the state of the state	event, however, may a reply be atutory minimum of thirty (30) d will expire SIX (6) MONTHS fro oplication to become ABANDON	timely filed  ays will be considered time in the mailing date of this NED (35 U.S.C. § 133).			
Status							
1) 又	Responsive to communication(s) filed	d on <i>16 June 2005</i> .					
2a)□	This action is <b>FINAL</b> . 2b)⊠ This action is non-final.						
3)□	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposit	ion of Claims						
5)□ 6)⊠ 7)□	Claim(s) <u>1,7,9,10,21,23,24,26 and 27</u> 4a) Of the above claim(s) is/are Claim(s) is/are allowed. Claim(s) <u>1,7,9,10,21,23,24,26 and 27</u> Claim(s) is/are objected to. Claim(s) are subject to restriction	e withdrawn from co	onsideration.				
Applicat	ion Papers						
9)[	The specification is objected to by the	Examiner.					
10)[	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.						
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
11)[	Replacement drawing sheet(s) including t The oath or declaration is objected to	•	•	•	` ,		
Priority (	under 35 U.S.C. § 119				,		
a)	Acknowledgment is made of a claim for All b) Some * c) None of:  1. Certified copies of the priority of Some * Copies of the priority of Some * Copies of the priority of See the attached detailed Office action	locuments have be locuments have be f the priority docum al Bureau (PCT Ru	en received. en received in Applica nents have been receivule 17.2(a)).	ntion No ved in this Nationa	l Stage		
Attach	,t(a)						
Attachmen  1) Notice	ce of References Cited (PTO-892)		4) Interview Summar	rv (PTO-413)			
2)	ce of Draftsperson's Patent Drawing Review (PT mation Disclosure Statement(s) (PTO-1449 or P er No(s)/Mail Date		Paper No(s)/Mail [6] 5) Notice of Informal 6) Other:	Date	O-152)		

Art Unit: 2183

#### **DETAILED ACTION**

### Claim Rejections - 35 USC § 101

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

- 2. Claims 1, 7, 9, and 10 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter.
- 3. The language of the claims raises a question as to whether the claims are directed merely to an abstract idea that is not tied to a technological art, environment or machine which would result in a practical application producing a concrete, useful, and tangible result to form the basis of statutory subject matter under 35 U.S.C. 101. Appropriate correction is required.

# Claim Rejections - 35 USC § 102

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in a patent granted on an application for patent by another filed in the United States before the invention thereof by the applicant for patent, or on an international application by another who has fulfilled the requirements of paragraphs (1), (2), and (4) of section 371(c) of this title before the invention thereof by the applicant for patent.
- 5. The changes made to 35 U.S.C. 102(e) by the American Inventors Protection Act of 1999 (AIPA) and the Intellectual Property and High Technology Technical Amendments Act of 2002 do not apply when the reference is a U.S. patent resulting directly or indirectly from an international application filed before November 29, 2000. Therefore, the prior art date of the

Art Unit: 2183

reference is determined under 35 U.S.C. 102(e) prior to the amendment by the AIPA (pre-AIPA 35 U.S.C. 102(e)).

- 6. Claims 21, 23, 24, and 26 are rejected under 35 U.S.C. 102(e) as being anticipated by Talcott, US Patent 6,272,623, cited in the IDS filed on October 20, 2003.
- 7. Referring to claim 21, Talcott has taught a circuit, comprising:
  - a. a register (Figure 2, element 240);
  - a data shifting circuit having an input coupled to an output of the register (Figure 2, element 230);
  - c. an exclusive OR circuit having a first input coupled to an output of the data shifting circuit (Figure 2, element 250, g is the first input from element 240 through element 230);
  - d. a multi-element array (element 220) comprising of at least a shift value and a transform (column 3, lines 30-43, Element 220 has plurality of shift registers with each register storing the most recent conditional outcomes.), said array coupled to a second input of the exclusive OR circuit to transfer transform data to the exclusive OR circuit (Element 220 outputs I which is the second input to element 250.), and further coupled to the data shifting circuit to transfer data shift information to the data shifting circuit (Figure 2, Element 220 and 230 are directly coupled.); and
  - e. a prediction logic circuit coupled to an output of the exclusive OR circuit (Figure 2, element 260).
- 8. Referring to claim 23, Talcott has taught the circuit of claim 21, as described above, and wherein the data shifting circuit includes a plurality of inputs coupled to the output of the register

Art Unit: 2183

(Figure 2, g bits are input to the data shifting circuit.) to shift data from the register by a selected number of bits (Figure 2, The data shifting circuit shifts the g bits adjacent to the i bits for the XOR circuit 250.).

- 9. Referring to claim 24, Talcott has taught a computer system comprising:
  - a. an instruction execution pipeline (Figure 1);
  - b. a transform generation circuit coupled to the instruction execution pipeline and including:
    - i. a register (Figure 2, element 240);
    - ii. a data shifting circuit having an input coupled to an output of the register (Figure 2, elements 230);
    - iii. an exclusive OR circuit having a first input coupled to an output of the data shifting circuit (Figure 2, element 250, g is the first input to element 250 from element 240 through element 230);
    - iv. a multi-element array (element 220) comprising of at least a shift value and a transform (column 3, lines 30-43, Element 220 has plurality of shift registers with each register storing the most recent conditional outcomes.), said array coupled to a second input of the exclusive OR circuit to transfer transform data to the exclusive OR circuit (Element 220 outputs I which is the second input to element 250.), and further coupled to the data shifting circuit to transfer data shift information to the data shifting circuit (Figure 2, Element 220 and 230 are directly coupled.); and

Art Unit: 2183

v. a prediction logic circuit coupled to an output of the exclusive OR circuit (Figure 2, element 260).

- 10. Claim 26 does not recite limitations above the claimed invention set forth in claim 23 and is therefore rejected for the same reasons set forth in the rejection of claim 23 above.
- 11. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 12. Claims 1, 9, 10, and 27 are rejected under 35 U.S.C. 102(b) as being clearly anticipated by Pan et al., US Patent 5,553,253, cited in the IDS filed on October 20, 2003.
- 13. Referring to claim 1, Pan et al. have taught a method, comprising:
  - a. providing at least three elements, including a first element and a last element (Abstract, 3 successive branch instructions.), each element having an associated parameter (Figure 3, A27, A28, A29 is a parameter associated with the first element, or branch instruction.);
  - b. providing a first identifier for the first element (Figure 3, P0 and P1 is the identifier for the first element, or branch instruction.);
  - c. for a first sequential execution of the at least three elements, performing a first operation on the first identifier and at least one of the parameters to produce a transform (Figure 3, When a first branch is taken the 2-bit up/down counter increments the identifier and produces a transform, C0 and C1.);

Application/Control Number: 10/689,907

Art Unit: 2183

d. saving the transform (Figure 3, The transform, Co, C1 is saved in the branch prediction table.); and

Page 6

- e. for a second sequential execution of the elements, performing a second operation on the transform to produce a last identifier associated with the last element (Figure 3, When the last element, or the third branch, is taken, the 2-bit up/down counter increments the transform to produce a last identifier associated with the last element, C0, C1);
- f. using the last identifier to access a location in a multi-element prediction array (Elements C0 and C1 access element 14 at a location to input data.) comprising of at least a shift value and a transform (column 4, lines 31-53, Element 14 contains a plurality of values, including shift and transform values. The first bit of each field is a shift value and the second bit of each field is a transform value.); and
- g. using a content of said location to predict a decision status of the last element (Figure 3, P0 is a content of the location that is used for the prediction. If the P0 has a value of 1 then the branch is taken. If P0 has a value of 0 then the branch is not taken.).
- 14. Referring to claim 9, Pan et al. have taught the method of claim 1, wherein the at least three elements are branch instructions in an execution pipeline (Abstract, Three successive branch instructions are executed in a pipeline.).
- 15. Referring to claim 10, Pan et al. have taught the method of claim 1, further comprising: using the last index to access a location in a prediction array (Figure 3, element 14, The branch prediction table is indexed by S0, S1, and S2 to access a location in the table.); and

Art Unit: 2183

a. using a content of said location to predict a decision status of the last element (Figure 3, P0 is a content of the location that is used for the prediction. If the P0 has a value of 1 then the branch is taken. If P0 has a value of 0 then the branch is not taken.).

16. Claim 27 does not recite limitations above the claimed invention set forth in claims 1 and 10 and are therefore rejected for the same reasons set forth in the rejection of claims 1 and 10 above.

## Response to Arguments

17. Applicant's arguments with respect to claims 1, 9, 10, 21, 23, 24, 26, and 27 have been considered but are moot in view of the new ground(s) of rejection.

#### Conclusion

- 18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia L. Meonske whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday, with every other Friday off.
- 19. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie P. Chan can be reached on (571) 272-4162. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.
- 20. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Application/Control Number: 10/689,907

Art Unit: 2183

tlm

EDDIE CHAN

Page 8

SUPERVISORY PATENT EXAMINER TECHNOLOGY CENTER 2100